Carbon nanotubes are potential candidates for nanoelectronic applications such as field-effect transistors and sensors. [1] [2] [3] [4] [5] The inherent noise of such devices is important yet few studies have addressed noise issues, [6] [7] [8] [9] and these have mainly focused on nanotubes in an "open-to-air" nonpassivated configuration. Here we report on electrical current fluctuations in passivated coaxial p-and n-type single-wall carbon nanotube ͑SWCNT͒ field-effect transistors ͑FETs͒. Room temperature source-drain current switching between quantized levels is observed in these devices, indicating single charge sensitivity of SWCNT FETs. Our results suggest that suitably designed devices may serve as effective single charged biomolecule detectors at room temperature.
SWCNT FETs were fabricated according to a previously described method. [10] [11] [12] [13] Briefly, suspended SWCNTs bridging metal electrodes ͑Pt/ Cr͒ were grown across gaps etched through freestanding silicon nitride membranes by chemical vapor deposition, and gate dielectrics and gate electrodes were patterned in a coaxial configuration.
11,12 p-type FETs were fabricated by coating SWCNTs with a silicon nitride gate dielectric using low-pressure chemical vapor deposition ͑LPCVD͒ followed by patterning a metal gate electrode ͑Au/ Cr͒ on top. Figure 1͑a͒ shows a schematic of a p-type FET structure. For n-type FETs, 12, 13 the SWCNTs are coated with a thermally evaporated layer of Cr ͑a few nanometer thick͒, followed by an atomic-layer deposition coating of ϳ10 nm of Al 2 O 3 and a LPCVD coating of silicon nitride ͑ϳ100 nm͒. Figure 1͑b͒ shows the room temperature source-drain current I DS as a function of gate voltage V g under a sourcedrain bias V DS = 0.2 V for a p-type SWCNT FET. I DS values were also recorded as a function of time at fixed gate voltages and source-drain bias voltages. Discrete switching of I DS is clearly observed ͓Fig. 1͑c͔͒. We attribute these random-telegraph signals to charge fluctuating electron traps near the nanotube channel, as has been observed for narrowchannel complementary metal-oxide semiconductor FETs at low temperatures.
14 Quantized transitions presumably occur when an electron hops from the conducting channel to nearby traps and vice versa, causing the current to switch between discrete levels. The SWCNT FET contains very few electrons in the conducting channel, so it is not surprising that one can observe switching even at room temperature.
At lower temperatures, it is possible to more clearly resolve and study the two level switching ͑Fig. 2͒. At a temperature of T =7 K, as V g sweeps from −1.28 to − 1.12 V, the fluctuating current changes from being dominated by an upper level to a state that spends equal times in an upper and a lower level on average, and finally to a state dominated by the lower level ͓Figs. 2͑a͒-2͑i͔͒. These observations are explained by a gate-voltage dependent energy shift of an electron trap near the nanotube. As shown in the inset of Fig.  2͑a͒ , the energy difference between the trap and the Fermi level of the SWCNT is varied by the change of V g , modulating the occupancy of the electron trap. An electron hops from the nanotube Fermi level to the trap state as the gate-voltage sweeps towards the positive direction, decreasing the number of effective current-carrying electrons and leading to a lower source-drain current. ͑For an ideal quantum ballistic onedimensional conductor, each current-carrying electron mode gives a conductance of e 2 / h ϳ 1 / 25.8 k⍀. Hence, it is reasonable that current switching due to the trapping of one electron can be observed. In addition, the Coulomb potential of a charge changing trap may also influence the transmittance of conducting modes in a semiconducting SWCNT.͒ Statistically, at a fixed gate voltage, if we assume a constant tunneling rate from the conducting channel to the trap, the probability for I DS to switch from the upper to the lower level within times T and T + ⌬T ͑small ⌬T͒ should be P = ⌬Te −T . For a small ⌬T, ln P should be linearly dependent on T with slope −. Figure 2͑j͒ fitting gives 1 = 7.3 1 / s. Since the ratio between the overall duration at the upper level and that at the lower level is near equal at this gate voltage, we expect equivalent tunneling rates: either the electron hops from the SWCNT to the trap, or from the trap to the SWCNT. A similar analysis for the lower level gives nearly identical results as that for the upper level, as expected.
The gate-voltage dependence of the ratio of occupation probabilities for the two levels is obtained by adopting the simple model illustrated in the inset of Fig. 2͑a͒ . According to equilibrium statistical mechanics, this probability ratio is given by
where g 1 is the degeneracy of the Fermi level, g 2 is the degeneracy of the trap state, E f is the Fermi energy, and E t is the trap state energy. ͑E t includes contributions of the electrostatic potential induced by V g , the intrinsic trap energy, and the Coulomb charging energy.͒ Assuming a linear dependence of ⌬E on V g , i.e., ⌬E = ce͑V g − V 0 ͒, where c and V 0 are constants, ln͑P 1 / P 2 ͒ should be linearly dependent on V g . Figure 2͑k͒ shows a plot of ln͑P 1 / P 2 ͒ as a function of V g where the ratio of probabilities is taken as the ratio of times spent at the different current levels. A linear dependence holds in most of the transition region of V g , while increasing contributions from more than one trap can account for the deviation from a linear behavior for V g Ͼ −1.15 V.
We also observe current-switching behavior in n-type SWCNT FETs. An evolution of the occupancy of a singleelectron trap associated with gate-voltage sweeping is resolved even at room temperature in a n-type coaxial FET ͑Fig. 3͒. The discrete random telegraph signals approach ϳ20% in relative amplitude at room temperature. The switching strongly suggests single-electron sensitivity at room temperature. Figure 3͑d͒ shows the probability ratio of the two levels as a function V g , clearly indicating a dependence as predicted by Eq. ͑1͒. Linear fitting gives a slope k =−␤ec − = −0.79 1 / V, so our constant c = 0.021. Using a model of a coaxial cylinder with the gate electrode as the outer equipotential surface and the Cr-coated SWCNT as the inner surface and assuming the SWCNT diameter as ϳ2 nm, we estimate the distance of the electron trap to the outer edge of the Cr layer as ϳ0.2 nm, placing the trap just outside the nanotube as expected. Taking the degeneracy ratio g 1 / g 2 ϳ 1 in Eq. ͑1͒, one can estimate the offset parameter V 0 ϳ 2 V. At V g = 0, this gives an energy difference between the trap state and the nanotube Fermi level as E t − E f ϳ 42 meV.
We note that not all FETs in our experiments show clearly resolvable discrete current switching, but most devices exhibit excess fluctuations without resolvable transitions likely due to the many distributed electron traps. This may be one explanation for the previously observed excess noise in open-air nanotubes. 7 This noise exposes a major challenge to the potential application of carbon nanotubes in electronic devices and it suggests that effort is needed to reliably eliminate traps near the nanotube channel for low noise devices. Electron traps near the interface between the gate dielectrics and the nanotubes contribute most to the random telegraph noise. Optimized gate dielectric processing may enable control of trap distributions in the future.
In summary, we have investigated the electrical current fluctuations of coaxial p-and n-type SWCNT FETs. A discrete random telegraph signal due to the perturbation of electron traps near the conducting channel is clearly indicated. The sensitivity of SWCNTs to a single charge changing event at room temperature may provide opportunities for realizing single biomolecule sensors based on suitably fabricated SWCNT FETs. SWCNT FETs with electron traps may also prove useful for single-spin detection. FIG. 3 . ͓͑a͒-͑c͔͒ Source-drain current I DS at room temperature as a function of time under fixed source-drain bias V DS = −1 V with different gate voltages for a n-type FET made by coating suspended nanotubes with ϳ1.4 nm Cr, and then a combination of 20 nm Al 2 O 3 ͑by atomic-layer deposition͒ and 100 nm silicon nitride ͑by LPCVD͒ in radius as the gate dielectrics. The bottom level in ͑c͒ shows fluctuations which may be due to the contribution of another two-state switching on a smaller energy scale. ͑d͒ Logarithmicscale plot of the probability ratio between the upper and the lower level ͑P 1 / P 2 ͒ as a function of gate voltage under V DS = −1 V for the n-type FET.
